Authors: Z. Chen, B.B. Jie, C-T Sah
Affilation: Nanyang Technological University, Singapore
Pages: 869 - 872
Keywords: MOST, interface traps, interface-trap change, SiO2, Si
The interface traps and trapped charges along the surface channel region are generated during transistor stress or operation and primarily responsible for the changes of device properties. The threshold voltage is varied by the generation of interface-trap charges and eventually causes the transistor to cease functioning within the design parameters. In the paper, steady-state Shockley-Read-Hall kinetics is employed to explore the interface-trap charges at the SiO2/Si interface on the electron-hole recombination direct-current current-voltage (R-DCIV) properties in MOS field-effect transistors. Extensive analysis includes device parameter variations of interface-trap density NIT, dopant impurity concentration PIM, oxide thickness XOX, forward source/drain junction bias VPN, and transistor temperature T in order to provide a comprehensive baseline that can be used to guide the analysis of experimental measurements.
Nanotech Conference Proceedings are now published in the TechConnect Briefs