Authors: R. Burch, S. Saxena, P.K. Mozumder, K. Vasanth, J. Davis and S. Rao
Affilation: Texas Instruments, Inc., United States
Pages: 76 - 81
Keywords: transistor co-optimization
One challenge for modern CMOS technology is the manufacture of dissimilar transistors on a sin~le chip at minimum cost. For example, hioh performance transistors for critical paths and low power transistors can be combined to create a hi~h performance chip with reduced power consumption. One approach is to separately design each transistor and duplicate the lithooraphy steps to allow for separate oate oxide, drain extender, channel, etc. Hc~vever, cost concerns require the minimum number of duplicated lithography steps. We have developed a transistor co-optimization methodology and tool, PSDesigner, that can be used to simultaneously design multiple, coupled transistors to meet disparate goals. PSDesigner facilitates the exploration of the costperformance trade-offs that result from duplicatin~ different lithography steps.
Nanotech Conference Proceedings are now published in the TechConnect Briefs