2007 NSTI Nanotechnology Conference and Trade Show - Nanotech 2007 - 10th Annual

Bonding Pad with Reduced Capacity

I. Mats and V. Tarcenco
Select Techno-Fix Ltd, CA

bonding, JFET, packaging, capacitance

The technical solutions for the Integrated Circuits (ICs) packaging remains enough conservative during microelectronics development. The ICs with active components having size of micrometers or even nanometers continue to have bonding pads area within hundreds square micrometers. The leads from the contact pads on a silicon substrate to the terminals in its package are bonded creating a parasitic capacitor. This process is one of the most critical steps that influence the reliability of the High Frequency (HF) Junction Field Effect Transistors (JFETs). We developed a bonding pad design, with parasitic capacity determined by contacting spot between the wire and bonding pad metallizing only. The proposed solution allows decreasing the gate-draining capacity in the pair of JFETs from 1.15 – 1.2 pF to 1.0 – 1.05 pF. We have supplied JFETs having bonding pads, with this technique, for wideband (0-500) MHz oscilloscopes

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors Keywords

Nanotech 2007 Conference Program Abstract


Names, and logos of other organizations are the property of those organizations and not of NSTI.
This event is not open to the general public and NSTI reserves the right to refuse admission and participation to any individual.