Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Venue 2005
Press Room
Site Map
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461

Room-Temperature InAlAs/InGaAs Planar Tunneling-coupled Transistor

J.S. Moon, R. Rajavel, D. Chow, S. Bui and D. Wong
HRL Labs, US

tunneling, nano, transistor, room-temperature

In this talk, we report the first experimental demonstration of InAlAs/InGaAs planar tunneling-coupled transistors at room temperature, in which tunneling characteristics such as negative differential resistance (NDR) and peak current are controlled with high gain and transconductance by a surface Schottky gate similar to state-of-the-art HEMTs. Functionality of the device can be switched between HEMT mode and tunneling transistor mode. The fabrication process is fully compatible with conventional HEMT processes, offering a fully integrable and scalable tunneling transistor technology. The planar tunneling-coupled transistors were fabricated with closely-coupled dual-channel HEMT heterostructures based on InGaAs/InAlAs/InP or InGaAs/InAlAs/AlAs/InP structures by providing independent electrical contacts to each HEMT channel. The fabrication process was done using an I-line Cannon stepper on full 3-inch wafers with implanted back-gates defined prior to MBE growth of closely-coupled dual-channel HEMT layers. The mobility is typically 9600 cm2/Vs at room temperature. With AlAs/AlGaAs/AlAs or AlGaAs/AlAs/AlGaAs tunneling barriers, room-temperature peak-to-valley current ratio (PVR) is 5:1. The peak current density is 2.4 x 103 A/cm2 per gate area over 7.5 nm barrier. We will show gate-voltage induced switching of tunneling current with high gain and speed.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact