Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2003 NSTI Nanotechnology Conference & Trade Show
Nanotech 2003
BioNano 2003
Index of Authors
2003 Sub Sections
Press Room
NSTI Events
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Supporting Organizations
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461

Single Transistor AND Gate

Vivekanand Chengalvala, Yumin Zhang
Oklahoma State University, US

Keywords: SOI, double-gate, MOSFET, AND gate

Double-gate SOI MOSFET structure opens the door for many novel devices by the coupling of the two gates. If the same voltage is applied to both gates, the depletion regions are equally partitioned. On the other hand, if the voltage is applied only to one gate, and keeping the other gate grounded (for NMOS), the two depletion regions are asymmetric. In these two situations, the threshold voltages are different. The SOI MOSFET can be designed in a way such that the double-gate threshold voltage is less than VDD and the single-gate threshold voltage is greater than VDD. If the two gates are connected with two logic inputs (A and B), the conducting condition of this gate is that both A and B are high. In this way, an AND pass-transistor logic gate is implemented with a single transistor. A simplified double-gate NMOS structure is investigated by numerical simulation. If the oxide thickness is 26 nm, the single-sided threshold voltage is 1.11V, and the double-sided threshold voltage 0.86 V, if the power supply voltage is 1V, the function of the single-transistor AND gate can be realized.

NSTI Nanotech 2003 Conference Technical Program Abstract

Featured Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact