

# Random Dopant Induced Fluctuations of Characteristics in Deep Sub-micron MOSFETs

Hung-Mu Chou<sup>1</sup>, Shih-Ching Lo<sup>2</sup>, Jyun-Hwei Tsai<sup>2</sup>, and Yiming Li<sup>3,4,\*</sup>

<sup>1</sup> Department of Electrophysics, National Chiao Tung University

<sup>2</sup> National Center for High-Performance Computing

<sup>3</sup> Department of Computational Nanoelectronics, National Nano Device Laboratories

<sup>4</sup> Microelectronics and Information Systems Research Center, National Chiao Tung University

\*Corresponding address: P.O. BOX 25-178, Hsinchu 300, TAIWAN, ymli@faculty.nctu.edu.tw

## ABSTRACT

As the gate length of MOSFET devices shrinks down below 100 nm, the fluctuation of major device parameters, namely, threshold voltage ( $V_{TH}$ ), subthreshold swing, drain current ( $I_D$ ) and subthreshold leakage current due to influences of process variations becomes a serious problem. Random dopant fluctuation is one of the problems. In this work, we theoretically examine the fluctuation effects of random dopant on the threshold voltage and drain current variation in single-gate (MOSFET), SOI and double-gate MOSFETs. In the numerical simulation of the threshold voltage variation, the drift-diffusion and density gradient models are considered to describe transport phenomena with quantum effects of devices. Random dopant induces drain current and threshold voltage lowering. The reduction becomes larger with channel length is scaling down. From the results,  $V_{TH}$  can be controlled by thin channel DG-MOSFET and SOI devices. However, thin channel may reduce  $I_D$ . Thus, structure of devices needed to be optimized. The fluctuation of device characteristics caused by random dopant cannot be neglected. From the fabrication point of view, we concluded that the random dopant fluctuation of device characteristics could be controlled in the design of SOI and DG-MOSFET.

**Keywords:** MOSFET, double-gate, SOI, threshold voltage, quantum mechanical effects, random dopant fluctuation, simulation.

## 1 INTRODUCTION

Short channel effects, subthreshold slope, current-voltage characteristics and quantum effects, are the most interesting topics in the recent years while semiconductor devices are scaled into deep sub-micron dimensions [1-2]. Among the characteristics of devices, the threshold voltage ( $V_{TH}$ ) and the drain current ( $I_D$ ) are the two crucial ones, which determine the operation of a device. The former one corresponds to the onset of inversion channel build-up, which means the starting of the device operation. Hence, it has to be estimated accurately. Threshold voltage not only determines the MOSFET's operation characteristics but also judge the function of designed circuit. Therefore,

plenty of works focus on studying the definition of  $V_{TH}$ , how to extract  $V_{TH}$  or model  $V_{TH}$  analytically, how to control the  $V_{TH}$  or how to design an optimal device according to  $V_{TH}$ . The later one, which is the drain current of a device, is the flow of electrons from the source to the drain is controlled by the voltage applied to the gate. Drain current determines the signal presented by the devices. As the scale of integrated circuit moving from VLSI to ULSI, large current is necessary to reduce the RC delay.

However, when the gate channel length of MOSFET devices shrinks down below 100 nm, the fluctuation of threshold voltage and drain current due to influences of process variations becomes a serious problem [3]. The fluctuation in conjunction with the scaling of the supply voltage may seriously affect the functionality, performance and yield of the corresponding systems. Random dopant fluctuation is one of the problems [3-7]. Therefore, as scaling size of devices and developing of new transistor architecture, the random dopant fluctuation may be required to avoid so as improving the device integration. In this study, we examine the influence of random dopant fluctuation on  $V_{TH}$  and  $I_D$  for single-gate metal-oxide-semiconductor field-effect transistor (MOSFET), silicon-on-insulator (SOI) and double-gate MOSFET (DG-MOSFET) with different channel lengths ( $L_G$ ) and silicon film thickness ( $T_{si}$ ). From the simulated scenario, we will try to find a suitable designing rule for deep sub-micron devices. The remaining content of this study is given as follows. Sec. 2 briefly explains the simulation models and the computational method. Sec. 3 shows the simulation results and discussion. Sec. 4 draws the conclusion.

## 2 QUANTUM MECHANICAL MODEL

According to related studies, quantum effects must be considered in simulation for semiconductor devices, which channel length are smaller than 0.1  $\mu$ m. In this study, the drift-diffusion and density gradient models are considered to describe transport phenomena with quantum effects of devices. In principle, the Schrödinger equation coupled with classical model is the most accurate way to solve the carrier concentration. However, it is computationally expensive. Quantum correction models are suggested to instead of the Schrödinger equation. Among quantum

correction models, the density-gradient model is considered a better approximation than that of the Hänisch, van Dort model, and MLDA models [8-13]. Therefore, density-gradient method is chosen to couple with the classical, which is the drift-diffusion model in this work. The model is given as follows. Firstly, the three governing equations of drift-diffusion model are listed as follows. The Poisson equation is

$$\nabla \varepsilon \cdot \nabla \psi = -q(p - n + N_D - N_A), \quad (1)$$

where  $\varepsilon$  is the electrical permittivity,  $q$  is the elementary electronic charge,  $n$  and  $p$  are the electron and hole densities, and  $N_D$  and  $N_A$  are the number of ionized donors and acceptors, respectively. The other two equations are continuity equations, which are

$$q \frac{\partial n}{\partial t} - \nabla \cdot \mathbf{J}_n = -qR, \quad (2)$$

$$q \frac{\partial p}{\partial t} + \nabla \cdot \mathbf{J}_p = -qR, \quad (3)$$

where  $\mathbf{J}_n = -qn\mu_n \nabla \phi_n$  and  $\mathbf{J}_p = -qp\mu_p \nabla \phi_p$  are the electron and hole current densities.  $\mu_n$  and  $\mu_p$  are the electron and hole mobility, and  $\phi_n$  and  $\phi_p$  are the electron and hole quasi-Fermi potentials.

To include quantization effects in a classical device simulation, a simple approach is to introduce an additional potential, such as quantity  $\Lambda$ , in the classical density formula, which reads:

$$n = N_C \exp\left(\frac{E_F - E_C - \Lambda}{k_B T}\right), \quad (4)$$

where  $N_C$  is the conduction band density of states,  $E_C$  is the conduction band energy, and  $E_F$  is the electron Fermi energy. The density-gradient approach may be derived from the one particle Wigner function and obtained the additional, non-classical, quantum correction term  $\Lambda$ , which is given as

$$\Lambda = -\frac{\gamma \hbar^2}{12m} \frac{\nabla^2 \sqrt{n}}{\sqrt{n}}, \quad (5)$$

where  $\hbar$  is the reduced Planck constant,  $m$  is the density of states mass, and  $\gamma$  is a fitting factor.

The Gummel scheme is employed to solve the model. The computing procedure is described as follows. Firstly, the stop criteria, mesh, output variables and simulated devices are chosen. Next step is solving the Poisson equation with density-gradient correction modified potential iteratively. After the Poisson equation is convergent, continuity equations are solved. Then, we'll check the whole system converges or not. If the whole system converges, then stop computing. Otherwise, the Poisson equation and continuity equations should be solved again until the whole system equations converge. This scheme makes sure the solution will be self-consistent.

Furthermore, the definition of threshold voltage employed in this study is the Gm maximum method. The method firstly find out the gate voltage at the maximum of Gm, then make a tangent line of the drain current – gate voltage ( $I_D$ - $V_G$ ) curve at the gate voltage. Finally, extrapolated intercept of the tangent line to the  $V_G$ -axis; the extrapolation is defined as  $V_{TH}$ .

### 3 NUMERICAL RESULTS AND DISCUSSIONS

In this work, we examine the fluctuation effects of random dopant on the threshold voltage and drain current variation in single-gate MOSFET, SOI and DG-MOSFETs, which are illustrated in Fig. 1. In the numerical studies, the simulated oxide thickness ( $T_{ox}$ ) is 3 nm, channel length ( $L_G$ ) are 35, 40 and 50 nm, Si film thickness ( $T_{si}$ ) are 10 and 20 nm and source/drain doping concentration is  $1 \times 10^{20} \text{ cm}^{-3}$ . The uniform channel doping concentration ( $N_A$ ) is  $1 \times 10^{18} \text{ cm}^{-3}$ . Random number is generated from 0.01 to 50 uniformly and the cases are simulated by ISE-DESSIS ver. 10.0.




Figure 1. Simulated devices (a) single-gate MOSFET; (b) SOI and (c) double-gate MOSFET, the gray region is the random dopant region.

Figures 2 and 3 compare drain current of three kinds of devices with  $L_G = 50$  and  $35$ , respectively. Figures 4~6 illustrate simulated results of  $I_D$ - $V_G$  curves for MOSFETs, SOI and DG-MOSFET with uniform and random dopant concentration.  $V_{TH}$  fluctuation for devices with different  $L_G$  and  $T_{si}$  are shown in Fig. 7.

From Fig.2, DG-MOSFET with  $T_{si} = 10$  nm presents the best performance of all because the  $I_D$  is the largest and the  $I_D$ - $V_G$  curve presents an acceptable  $V_{TH}$ .  $I_D$  of the SOI with  $T_{si} = 10$  nm is as small as it of MOSFET. However,  $V_{TH}$  of the MOSFET is the largest one, which means that the MOSFET presents the worst performance among the simulated devices. That is, the MOSFET needs a large applied voltage to turn on, but induces a small drain current. SOI and DG-MOSFET present better operational properties

than MOSFET does. For both SOI and DG-MOSFET, if  $T_{si}$  is thicker,  $I_D$  becomes larger and  $V_{TH}$  becomes smaller. On the other hand, if  $T_{si}$  becomes thinner,  $I_D$  becomes smaller and  $V_{TH}$  is larger. According to Figs. 2, 3 and 7, we find that  $I_D$  becomes larger, but  $V_{TH}$  becomes smaller while  $L_G$  becomes smaller.  $V_{TH}$  drops because of the short channel effects. As  $L_G = 35$  nm,  $I_D$  of SOI with  $T_{si} = 10$  nm becomes the smallest one. Since  $V_{TH}$  of the MOSFET and DG-MOSFET and SOI with  $T_{si} = 20$  nm are too small so that they cannot present good on/off operation in a circuit. Besides,  $V_{TH}$  of them varies largely, which is impossible to be used in a designed circuit. Among the devices, DG-MOSFET and SOI with thin channel thickness are promising for CMOS technology at channel length below 50 nm. The results agree with our previous results [14], that is,  $V_{TH}$  can be controlled by the channel thickness of DG-MOSFET and SOI devices.




Figure 2. Simulated  $I_D$ - $V_G$  curves for devices with  $T_{ox}=3$ nm,  $N_a=10^{18}$  cm $^{-3}$ ,  $L_G=50$ nm for  $V_G = 1.0$ V,  $V_D=1.0$ V.




Figure 3. Simulated  $I_D$ - $V_G$  curves for devices with  $T_{ox}=3$ nm,  $N_a=10^{18}$  cm $^{-3}$ ,  $L_G=35$ nm for  $V_G = 1.0$ V,  $V_D=1.0$ V.

Figures 4~6 report the  $I_D$ - $V_G$  curves of devices with uniform and random dopant (UD and RD). From the figures, random dopant induces drain current lowering and threshold voltage enlarging. The reductions of  $I_D$  of devices are given as follows. MOSFET is about 10%. SOI with  $T_{si} = 10$  nm is about 9%~12% and SOI with  $T_{si} = 20$ nm is about 7%~11%. DG-MOSFET with  $T_{si} = 10$  nm is about 3%~5% and DG-MOSFET with  $T_{si} = 20$  nm is about 2%~5%. While channel length is longer, the variation caused by random dopant becomes larger. The smallest influence of random dopant, which is 2%~5%, is the DG-MOSFET with  $T_{ox}=3$ nm,  $T_{si}=10$ nm,  $L_G=35$ nm.  $I_D$  reduction

rate caused by random dopant of single-gate MOSFET almost keeps in the same percentage in all size of devices. Among MOSFET, SOI and DG-MOSFET, the influence of random dopant fluctuation on DG-MOSFET is the smallest, especially in a thin channel thickness device.




Figure 4. Simulated uniform and random dopant  $I_D$ - $V_G$  curves for MOSFETs with  $T_{ox}=3$ nm,  $N_a=10^{18}$  cm $^{-3}$ ,  $L_G=50$ nm for  $V_G = 1.0$ V,  $V_D=1.0$ V.




Figure 5. Simulated uniform and random dopant  $I_D$ - $V_G$  curves for SOI with  $T_{ox}=3$ nm,  $N_a=10^{18}$  cm $^{-3}$ ,  $L_G=50$ nm,  $V_G = 1.0$ V,  $V_D=1.0$ V for (a)  $T_{si}=10$ nm and (b)  $T_{si}=20$ nm.




Figure 6. Simulated uniform and random dopant  $I_D$ - $V_G$  curves for DG-MOSFETs with  $T_{ox}=3$ nm,  $N_a=10^{18}$  cm $^{-3}$ ,  $L_G=50$ nm,  $V_G = 1.0$ V,  $V_D=1.0$ V for (a)  $T_{si}=10$ nm and (b)  $T_{si}=20$ nm.

Threshold voltage variation with channel length and dopant fluctuation is illustrated in Fig. 7. Since random dopant induces drain current lowering, threshold voltage enlarges when random dopant is considered. The increment of  $V_{TH}$  caused by random dopant is about 0.01 V for SOI and MOSFET.  $V_{TH}$  variation of DG-MOSFET is only about 0.005 V. We may draw a brief conclusion herein, i.e., the operational properties of DG-MOSFET with a thin channel thickness are not sensitive to random dopant effects.




Figure 7.  $V_{TH}$  curves for devices with uniform and random dopant concentration for  $V_G = 1.0V$ ,  $V_D = 1.0V$ .

#### 4 CONCLUSION

We have performed an investigation of  $I_D$  and  $V_{TH}$  variation with random dopant for single-gate MOSFET, SOI and double-gate MOSFET. The fluctuation of device characteristics caused by random dopant cannot be neglected while device simulation. Generally, a 5%~12% fluctuation of drain current exists. Among the three kinds of devices, SOI and DG-MOSFET with thin channel thickness are promising for CMOS technology at channel length below 50 nm. In this study, the simulated single-gate MOSFET is not with optimal designs of channel doping profile. A device with optimal channel engineering may present a better performance. In addition, the  $V_{TH}$  and  $I_D$  of DG-MOSFET with a thin channel thickness are not sensitive to random dopant effects. From the fabrication point of view, the unavoidable variation of manufacturing process may induce the fluctuation of device properties in deep sub-micron regime. DG-MOSFET may provide a solution for the difficult position.

#### 5 ACKNOWLEDGEMENTS

This work is supported in part by the TAIWAN NSC grants: NSC-93-2215-E-429-008 and NSC 93-2752-E-009-002-PAE, and NSC-93-2215-E-492-007. It is also supported in part by the grant of the Ministry of Economic Affairs, TAIWAN under contract No. 92-EC-17-A-07-S1-0011 and the grant from the TAIWAN Semiconductor Manufacturing Company, Hsinchu, TAIWAN during 2004-2005.

#### REFERENCES

- [1] Y. Taur, Analytical solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs, *IEEE Trans. Electron Device*, Vol. 48, pp.2861-2869, 2001.
- [2] Y. -K. Choi, D. Ha, T. -J. King and J. Bokor, "Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs," *Jpn. J. Appl. Phys.*, Vol. 42, pp.2073-2076, 2003.
- [3] S. Xiong and J. Bokor, "Sensitivity of Double-Gate and FinFET Devices to Process Variations," *IEEE Trans. Electron Devices*, Vol. 50, No. 11, pp. 2255-2261, 2003.
- [4] X. Tang, V. K. De and J. D. Meindl, "Intrinsic MOSFET Parameter Fluctuations Due to Random Dopant Placement," *IEEE Transactions on VLSI Systems*, Vol. 5, No. 4, pp. 369-376, 1997.
- [5] A. Asenov, "Random Dopant Induced Threshold Voltage Lowering and Fluctuations in sub 50 nm MOSFETs: A Statistical 3D 'Atomistic' Simulation Study," *Nanotechnology*, Vol. 10, pp. 153-158, 1999.
- [6] T. Mizuno, J. Okamura, and A. Toriumi "Experimental Study of Threshold Voltage Fluctuations using an 8k MOSFET's Array," *Symp. VLSI Tech.*, p.41, 1993.
- [7] X. Tang, V. K. De and J. D. Meindl, "SOI MOSFET Fluctuation Limits on Gigascale Intergration (GSI)," *Proc. IEEE SOI Conf.*, (1999) p.42-43.
- [8] M. G. Ancona, Z. Yu, R. W. Dutton, P. J. Vande Voorde, "Density-Gradient Analysis of MOS Tunneling," *IEEE Trans. Elec. Dev.*, Vol.47, pp. 2310-2319, 2000.
- [9] A. Asenov, J. R. Watling, A. R. Brown and D. K. Ferry, "The Use of Quantum Potentials for Confinement and Tunneling in Semiconductor Devices," *J. Comput. Elec.*, Vol. 1, pp.503-513, 2002.
- [10] Y. Li, "A Computational Efficient Approach to the Numerical Solution of the Density-Gradient Equations for Ultra-Thin Oxide MOS devices," *WSEAS Trans. Circuits*, Vol. 1, pp.1-6, 2002.
- [11] T.-W. Tang, X. Wang, and Y. Li, "Discretization Scheme for the Density-Gradient Equations and Effect of Boundary Conditions," *J. Comput. Elec.*, Vol. 1, No. 3, pp. 389-393, Oct. 2002.
- [12] Y. Li, T. -W. Tang and X. Wang, "Modeling of Quantum Effects for Ultrathin Oxide MOS Structures with an Effective Potential," *IEEE Trans. Nanotech.*, Vol. 1, No. 4, pp. 238-242, 2002.
- [13] Y. Li, "A Comparison of Quantum Correction Models for Nanoscale MOS Structures Under Inversion Conditions," *Materials Science Forum*, Vol. 480-481, pp. 603-610, Feb. 2005.
- [14] C.-S. Tang, S.-C. Lo, J.-W. Lee, J.-H. Tsai and Y. Li, "A Study of the Threshold Voltage Variations for Ultrathin Body Double Gate SOI MOSFETs," *7<sup>th</sup> Int. Conf. on Modeling and Simulation of Microsystems - Nanotechnology*, Boston, U.S.A., March 7-11 2004.