Nano Science and Technology Institute
Nanotech 2008 Vol. 3
Nanotech 2008 Vol. 3
Nanotechnology 2008: Microsystems, Photonics, Sensors, Fluidics, Modeling, and Simulation - Technical Proceedings of the 2008 NSTI Nanotechnology Conference and Trade Show, Volume 3
Chapter 1: Photonics & Nanowires

Multi-Bit/Cell SONOS Flash Memory with Recessed Channel Structure

Authors:K-R Han, H-I Kwon, J-H Lee
Affilation:Kyungpook National University, KR
Pages:69 - 72
Keywords:multi-bit/cell, recessed channel, sensing margin, SONOS, flash, memory
Abstract:A novel device structure for 4-bit/cell with recessed channel structure is presented and characterized for NOR-type nonvolatile memory (NVM) technology. In this paper, we studied a 4-bit/cell SONOS flash memory cell Since two transistors in a recessed region share the gate and the source, integration density could be very high (~3 times compared to conventional 60 nm NOR cell). It is similar to vertical channel structure, but originated recessed channel structure. Using channel hot electron (CHE) injection, we observed successfully threshold voltage window and sensing margin of 2.8 and 2.34 V to 2-bit/cell operation. We also have shown there is no interference between storage nodes in a cell. Especially, the cell size is possible to shrink 1.25F2/bit in a 4-bit/cell. Our proposed device structure can be one of most promising candidates for multi-bit operation scaled NVM technology.
Multi-Bit/Cell SONOS Flash Memory with Recessed Channel StructureView PDF of paper
Order:Mail/Fax Form
© 2017 Nano Science and Technology Institute. All Rights Reserved.
Terms of Use | Privacy Policy | Contact Us | Site Map