Nano Science and Technology Institute
Nanotech 2007 Vol. 4
Nanotech 2007 Vol. 4
Technical Proceedings of the 2007 NSTI Nanotechnology Conference and Trade Show, Volume 4
Chapter 3: Nanofabrication

MOS Structures Containing Amorphous Silicon Nanoparticles for Application in Memory Devices

Authors:N. Nedev, M. Stoytcheva, D. Nesheva, E. Manolov, R. Brüggemann, Z. Levi, R. Zlatev, B. Valdez and L. Alvarez
Affilation:Universidad Autónoma de Baja California, MX
Pages:485 - 488
Keywords:amorphous Si nanoparticles, memory devices
Abstract:Metal-Oxide-Silicon structures containing a layer with amorphous silicon nanoparticles in a silicon oxide matrix are fabricated by sequential physical vapour deposition of SiOx (x=1.15) and RF sputtering of SiO2 on n-type crystalline silicon, followed by high temperature annealing in an inert gas ambient at 700o C. The annealing process is used not only for phase separation, growing of amorphous silicon nanoparticles in a dielectric matrix, but also for formation of a few nanometers thick insulating layer between the nanoparticles and the silicon substrate. High frequency C-V measurements demonstrate that the structures can be charged negatively or positively by applying a positive or negative voltage on the gate. The structures with amorphous silicon nanoparticles show several important advantages compared to structures fabricated using similar technological steps, but which contain Si nanocrystals; i.e. lower defect density at the interface between the crystalline silicon wafer and the tunnel silicon oxide, better reliability and the most essential one – better retention characteristics.
MOS Structures Containing Amorphous Silicon Nanoparticles for Application in Memory DevicesView PDF of paper
Order:Mail/Fax Form
© 2017 Nano Science and Technology Institute. All Rights Reserved.
Terms of Use | Privacy Policy | Contact Us | Site Map