Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2007 Vol. 1
p
 
Technical Proceedings of the 2007 NSTI Nanotechnology Conference and Trade Show, Volume 1
Nanotech 2007 Vol. 1
Technical Proceedings of the 2007 NSTI Nanotechnology Conference and Trade Show, Volume 1
 
Chapter 4: Lithography and Patterning
 

Novel lithography technique using an ASML stepper/scanner for the manufacture of display devices in MEMS world

Authors:K. Best, P. Raval, N. Kappel, C. Yang, M. Wang, N. Jeewakhan, M. Prejda, K. Kassekert and M. Moore
Affilation:ASML USA, Inc - Special Applications, US
Pages:244 - 249
Keywords:lithography, steppers, scanners, MEMS, display devices, micro devices
Abstract:In the MEMS and MOEMS product world, manufacturer of display/micro-devices requires bonding of two wafers. The front side pattern of the top wafer needs to be aligned with aggressive overlay requirement with the remaining portion of the device that is to be patterned on the backside of the same wafer. The most important first challenge here is to devise a litho technique that will allow the alignment of layers on the backside of the wafer to the pattern on the wafer’s front surface after bonding (thereby encapsulating the patterned surface) without significant hardware changes to ensure that the resulting overlay will support the product performance specs. ASML’s Special Applications Business unit jointly with SVTC and Miradia came up with a simple but elegant lithographic technique that can be applied on ASML’s advanced litho tools as solution to this challenge. Paper will discuss the lithographics technique designed and processes developed to resolve these challemges for device production with supporting technical details and data as applicable.
ISBN:1-4200-6182-8
Pages:726
Hardcopy:$199.99
 
Order:Mail/Fax Form
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact