Nano Science and Technology Institute
Nanotech 2006 Vol. 3
Nanotech 2006 Vol. 3
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
Chapter 7: Compact Modeling

Analog Compact Modeling for a 20-120V HV CMOS Technology

Authors:E. Seebacher, W. Posch, K. Molnar and Z. Huszka
Affilation:austriamicrosystems AG, AT
Pages:720 - 723
Keywords:HV MOS transistor, compact modeling, mismatch, SPICE sub-circuit
Abstract:In this paper we discuss state of the art and new developments of analog modeling for HV CMOS technologies. We will give a detailed overview about the full characterization of a 0.35um high voltage process for analog/HV application. We describe the SPICE modeling of a HV MOS transistor with a sub-circuit including quasi-saturation effect, geometry scaling, lateral doping and parasitic substrate current effects. Additionally a proper mismatch model for HV CMOS transistors including an efficient parameter extraction strategy will be shown.
Analog Compact Modeling for a 20-120V HV CMOS TechnologyView PDF of paper
Order:Mail/Fax Form
© 2017 Nano Science and Technology Institute. All Rights Reserved.
Terms of Use | Privacy Policy | Contact Us | Site Map