 | Nanotech 2006 Vol. 3
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
Chapter 7: Compact Modeling |
Compact Model for Short Channel Effects in Source/Drain Engineered Nanoscale Double Gate (DG) SOI MOSFETs | |
| Authors: | A. Kranti and G.A. Armstrong |
| Affilation: | Queen’s University of Belfast, UK |
| Pages: | 820 - 823 |
| Keywords: | source/drain extension region design, nanoscale double gate SOI MOSFETs, short channel effects |
| Abstract: | In the present paper, a compact model for short channel effects (SCEs) in source/drain engineered nanoscale DG MOSFET, is proposed for the first time and the impact of spacer width (s), lateral source/drain doping gradient (d) and their ratio i.e. c (= s/d) on – Threshold voltage (Vth) and Subthreshold slope (S) is analyzed extensively. Source/Drain extension region engineering is modeled through the effective channel length (Leff), which is defined as a function of peak source/drain doping level (NSD), gate length (Lg), s and d. The dependence of Leff on s, d and c is analyzed in detail. We show that the condition c > 7Tsi/Lg must be maintained in order to minimize SCEs in source/drain engineered devices as compared to abrupt source/drain devices. A reasonable agreement of the modeled Vth and S with simulated data is obtained for the entire range of s ((0.25)Lg – (1.0)Lg), d (1 – 6 nm/dec) and Leff (60 nm – 20 nm) for film thickness (Tsi) of = (0.4)Lg and (0.6)Lg at the drain bias (Vds) of 50mV and 1.1V, showing the validity of the proposed model for the accurate estimation of SCEs in source/drain engineered nanoscale DG MOSFETs. |
 | View PDF of paper |
| ISBN: | 0-9767985-8-1 |
| Pages: | 913 |
| Hardcopy: | $119.95 |
| Order: | Mail/Fax Form |
| Up |
© 2013 Nano Science and Technology Institute. All Rights Reserved.
Terms of Use | Privacy Policy | Contact Us | Site Map
Terms of Use | Privacy Policy | Contact Us | Site Map