Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2006 Vol. 3
p
 
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
Nanotech 2006 Vol. 3
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
 
Chapter 7: Compact Modeling
 

Compact modeling and performance analysis of Double-Gate MOSFET-based circuits

Authors:O. Tintori, D. Munteanu, X. Loussier, J.L. Autran, A. Regnier and R. Bouchakour
Affilation:L2MP, FR
Pages:812 - 815
Keywords:double-gate, compact model, inverter, ring oscillator
Abstract:Double-Gate (DG) MOS transistors and related multiple-gate device architectures are nowadays widely identified as one of the most promising solutions for meeting the roadmap requirements for the end-of-the-roadmap integration. One of the identified challenges for the developing of multi-gate devices remains the development of compact models dedicated to circuit simulation. The aim of this work is the implementation in an analog IC circuit simulator (Eldo) of a compact DG MOSFET model and the evaluation of performances in simple DG-based circuits. Recently, we have developed an extended compact model (based on the compact model presented in ref. [5]) for intrinsic long channel devices including analytic drain current, nodes charges and also transconductances and intrinsic capacitances. In this work, we implement drain current and nodes charges for both DG nMOSFET and pMOSFET in Eldo. These models are firstly validated by DC numerical simulations (using the Atlas/Silvaco module). In a second step we simulate in Eldo the transient characteristics of inverters and ring oscillators composed of DG MOSFETs. The inverter time response as well as the inverter delay have been also compared with numerical results obtained using the module Mixed-Mode/Silvaco for long channel DG MOSFET with various channel thicknesses.
ISBN:0-9767985-8-1
Pages:913
Hardcopy:$185.00
 
Order:Mail/Fax Form
Special:3 CD Set — 15% off with Free Shipping
Up
Upcoming Events
Nanotech 2009
Cleantech 2009
BioNano 2009
TechConnect Summit
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact