Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2006 Vol. 3
p
 
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
Nanotech 2006 Vol. 3
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
 
Chapter 7: Compact Modeling
 

On the Modeling of the Current-Voltage Characteristics of a Symmetrical Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor with an Undoped Body

Authors:M. Wong and X. Shi
Affilation:Hong Kong University of Science and Technology, HK
Pages:692 - 697
Keywords:double-gate, MOSFET, current-voltage characteristics
Abstract:Three general classes of solutions are needed to model an arbitrary double-gate (DG) metal-oxide-semiconductor (MOS) capacitor with arbitrary bias conditions. The “zero-field” (F0) and the “zero-potential” (P0) solution regimes are separated by the “zero-field and zero-potential” (PF0) solution. Based on the F0 solution, an approximate expression is proposed to explicitly relate the potential (ψc) and the electric field (Ec) on the silicon side of the oxide/silicon interface of a symmetrical DG MOS capacitor. It is the basis on which the threshold voltage and the current-voltage (IV) models of a symmetrical DG MOS field-effect transistor are developed. An improved IV model is presently developed using the proposed ψc-Ec relationship and incorporating also the mobility degradation effect at high vertical electric field and the velocity saturation effect at high lateral electric field. Comparisons are made among the presently proposed IV model, the previously proposed IV model and numerical simulations.
ISBN:0-9767985-8-1
Pages:913
Hardcopy:$185.00
 
Order:Mail/Fax Form
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact