A Nanocore/CMOS Hybrid System-on-Package (SoP) Architecture for Future Nanoelectronic Systems

	Nanotech 2005 Vol. 3 Technical Proceedings of the 2005 NSTI Nanotechnology Conference and Trade Show, Volume 3 Chapter 2: CNT, Nano and Molecular Electronics
	A Nanocore/CMOS Hybrid System-on-Package (SoP) Architecture for Future Nanoelectronic Systems
Authors:	R. Weerasekera, J. Liu, L-R Zheng and H. Tenhunen
Affilation:	LECS/IMIT/KTH, SE
Pages:	157 - 160
Keywords:	CMOS/nano, tera-scale, nanosystems
Abstract:	We propose Autonomous Error-Tolerant (AET) cellular network based architecture for future nano-electronic systems. Each AET cell consists of a nano-core, dedicated for local computing, CMOS cell-peripherals, responsible for cell I/O and System-level tasks, and their interface circuits. Since nano-devices are lack of significant voltage gain and the nano-interconnetcs are highly resistive, driving signals for a long distance is hard to achieve. Apart from these, fabricating nano-interconnects need high precise patterning technologies. So, we propose, for inter-cellular communication, CMOS interconnects in 45 nm feature size, with a sufficient bandwidth as required.
	View PDF of paper
ISBN:	0-9767985-2-2
Pages:	786
Hardcopy:	$109.95

Order:	Mail/Fax Form
Special:	3 CD Set — 15% off with Free Shipping
Up