Nanotech 2005 Vol. 3
Nanotech 2005 Vol. 3
Technical Proceedings of the 2005 NSTI Nanotechnology Conference and Trade Show, Volume 3

Nanoscale Device and Process Modeling Chapter 1

A Nano-Transistor with a Cavity

Authors: C. Ravariu, A. Rusu, M. Profirescu and F. Ravariu

Affilation: Politehnica University of Bucharest, Romania

Pages: 111 - 114

Keywords: SOI, MOS, SET, tunnel current, simulations, nanodevice

Abstract:
A SOI nanotransistor with a cavity was simulated. The global current is a superposition of a tunnel current through the cavity and an inversion current at the film bottom. The tunnel source-drain current prevails in sub 1-nm film thickness and provides the ID-VDS characteristics with a minimum. For film thickness comprised between 100-10nm, the ID-VGS curves preserve similar shapes with a MOS/SOI transfer characteristics. For sub1-nm film thickness, the shape of the ID-VGS characteristics with a maximum suggests a SET like conduction. From the electron concentration simulations result a transport of the electrons one-by-one in the transistor body, which proves the SET like behaviour.


ISBN: 0-9767985-2-2
Pages: 786
Hardcopy: $109.95

2015 & Newer Proceedings

Nanotech Conference Proceedings are now published in the TechConnect Briefs

NSTI Online Community