Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
WCM 2005
p
 
Technical Proceedings of the 2005 Workshop on Compact Modeling
WCM 2005
Technical Proceedings of the 2005 Workshop on Compact Modeling
 
Chapter 2: Poster Papers
 

Compact Model for Ultra-Short Channel Four-Terminal DG MOSFETs for Exploring Circuit Characteristics

Authors:T. Nakagawa, T. Sekigawa, T. Tsutsumi, M. Hioki, E. Suzuki and H. Koike
Affilation:National Institute of Advanced Industrial Science and Technology (AIST), JP
Pages:183 - 186
Keywords:FET, double-gate, compact-model, short-channel
Abstract:We have proposed a compact model of the DG MOSFETs which handles two gates independently. The model can simulate the DG MOSFETs of asymmetric gate design, together with their four-terminal operation. In this report, we present a compact model that includes a complete mobility modeling, and discuss several points which are specific to ultra-short channel DG MOSFETs. In DG MOSFETs there are many aspects different from conventional MOSFETs such as sandwiched structures, source/drain region without pn junctions, a different approach for gate-overlap design, and floating body. These aspects should be reflected to the model design. We first discuss on the formation of a mobility model, starting from the bulk mobility, modulating according to the universal curve, adding roughness scattering inversely proportional to the channel thickness which is always present in the case of DG MOSFET. The results are compared with the device simulator results. We further discuss on the short channel effect, which is small compared to that of conventional FETs, but appears in a different way. We will comment on the quantum size effect and dopant tailing effect on the designing of the compact model.
ISBN:0-9767985-3-0
Pages:412
Hardcopy:$120.00
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact