Nano Science and Technology Institute
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 2
Technical Proceedings of the 2004 NSTI Nanotechnology Conference and Trade Show, Volume 2
Chapter 3: Compact Modeling

Modeling and Characterization of Wire Inductance for High Speed VLSI Design

Authors:N.D. Arora and L. Song
Affilation:Cadence Design Systems, US
Pages:80 - 85
Keywords:on-chip inductance, inductance modeling, inductance characterization, inductance test structures
Abstract:Ever increasing circuit density, operating speed, faster on-chip rise times, use of low resistance Copper (Cu) interconnects, and longer wire lengths due to high level of integration in VLSI chip designs, have necessitated the need for modeling of wire inductive (L) effects which were ignored in the past. In this paper we will review different approaches of modeling the on-chip wire inductance, and discuss practical methods of assessing the inductance with special reference to return path in an IC chip. This will be followed by discussion on impact of inductance on performance of high speed VLIS. We then cover methods of validating the models using test chip approach.
Modeling and Characterization of Wire Inductance for High Speed VLSI DesignView PDF of paper
Order:Mail/Fax Form
© 2017 Nano Science and Technology Institute. All Rights Reserved.
Terms of Use | Privacy Policy | Contact Us | Site Map