Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
MSM 99
p
 
Technical Proceedings of the 1999 International Conference on Modeling and Simulation of Microsystems
MSM 99
Technical Proceedings of the 1999 International Conference on Modeling and Simulation of Microsystems
 
Chapter 11: Quantum Device Modeling
 

Modeling On-Currents for n-MOSFETs: Ultimate Limits vs. the NTRS

Authors:F. Assad, Z. Ren, D. Vasileska, S. Datta and M.S. Lundstrom
Affilation:Purdue University, U.S.A.
Pages:388 - 390
Keywords:on-currents, MOS FETS
Abstract:The continued evolution of Si technology hinges to a large extent on the ability to maintain high on-currents while achieving low off-currents. As we move from sub-micron to nanoscale technology, it is not at all clear that these often-contradictory requirements can simultaneously be met. In this talk, we establish ultimate limits for the on-current and compare them against the targets in the National Technology Roadmap for Semiconductors (NTRS). We present a simple theory to predict the on-current of a MOSFET in the limit of no scattering in the critical portion of the device. We show that current devices achieve about one-third of this ballistic limit on-current and that future devices will have to achieve about two-thirds of the ballistic limit in order to meet the NTRS on-current target.
Modeling On-Currents for n-MOSFETs: Ultimate Limits vs. the NTRSView paper
ISBN:0-9666135-4-6
Pages:697
Hardcopy:$100.00
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact