Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2002 Vol. 1
p
 
Technical Proceedings of the 2002 International Conference on Modeling and Simulation of Microsystems
Nanotech 2002 Vol. 1
Technical Proceedings of the 2002 International Conference on Modeling and Simulation of Microsystems
 
Chapter 13: Compact Modeling
 

Methodology for Model Generation with Accuracy from DC to RF

Authors:X. Zhang, M. Williams and Z. Liu
Affilation:Celestry Design Technologies, USA
Pages:730 - 733
Keywords:CMOS, RF, measurement, parameter extraction, SPICE model
Abstract:This paper presents an example modeling flow for generating a RF CMOS model. Initially, the objectives of this modeling approach are analyzed. Then issues in test structure design are discussed. In the section of model generation, we cover the procedures of DC, AC, 1/f noise and RF modeling. We examine the issues related to measurement, parameter extraction, and optimization. We then focus our discussion on the issues related to advanced CMOS technology: gate tunneling current, measuring gate capacitance with high tunneling current, and de-embedding in s-parameter measurement. We present a method to determine the ratio, between drain and source, of the gate to channel tunneling current. We also briefly introduce the 1/f noise measurement system, which can do on wafer 1/f noise characterization. Finally, we present the fitted model results.
Methodology for Model Generation with Accuracy from DC to RFView paper
ISBN:0-9708275-7-1
Pages:764
Hardcopy:$100.00
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact