Nano Science and Technology Institute
MSM 2000
MSM 2000
Technical Proceedings of the 2000 International Conference on Modeling and Simulation of Microsystems
Chapter 2: Process Modeling

Full-chip Process Simulation for Silicon DRC

Authors:E. Sahouria, Y. Granik, N. Cobb and O. Toublan
Affilation:Mentor Graphics Corporation, US
Pages:32 - 35
Keywords:OPC, DRC, lithography
Abstract:We have developed fast IC process simulation technique based on an empirical resist and etch models to compute the silicon image of designs as large as a full ULSI chip. The simulated silicon image is used to verify the correct electrical operation of the chip and its compliance to semiconductor manufacturing rules. This significantly reduces the manufacturing and development turn-around-time (TAT) by decreasing the number of costly and time-consuming manufacturing test cycles. The basis of these techniques is a fast edge-based optical and process simulator. An edge-movement algorithm is used to compute the displacements of edge fragments in the original design, yielding an approximation to the silicon image. In this paper we will demonstrate the need for Silicon DRC, describe the simulation and image computation algorithms, and illustrate the usefulness of the technique on real circuits.
Full-chip Process Simulation for Silicon DRCView PDF of paper
© 2017 Nano Science and Technology Institute. All Rights Reserved.
Terms of Use | Privacy Policy | Contact Us | Site Map