2007 NSTI Nanotechnology Conference and Trade Show - Nanotech 2007 - 10th Annual

Hybrid Semiconductor/Nanoelectronic Circuit Architectures

K.K. Likharev
Stony Brook University, US

Keywords:
digital circuits, mixed-cignal circuits, logic, memory

Abstract:
I suggest to present a review of the recent work on hybrid semiconductor/nanodevice integrated circuits. Such a circuit combines a CMOS subsystem, fabricated with the usual lithographic patterning, and a nanowire crossbar with simple bistable two-terminal devices formed at each crosspoint, fabricated by advanced (e.g., nanoimprint) patterning. The CMOS and nano subsystems are connected with an area-distributed “CMOL” interface which allows the CMOS subsystem to address every nanodevice, even without nanoscale alignment of the two subsystems. Detailed simulations have shown that the hybrid circuits may serve as the basis for: (i) terabit-scale memories with access time below 100 ns and defect tolerance up to 10%, (ii) FPGA-like reconfigurable logic circuits with density about two orders of magnitude higher than that of CMOS FPGAs (fabricated with similar design rules), and (iii) mixed-signal neuromorphic networks (“CrossNets”) which may become the first hardware basis for challenging the human cerebral cortex in both areal density and speed. Recently the work on the hybrid CMOS/nano circuits received a strong boost from the experimental demonstration of highly reproducible metal-oxide devices with the necessary functionality and nanowire crossbars with sub-30-nm half-pitch. The work is supported in part by AFOSR, MARCO via FENA Center, and NSF.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors Keywords

Nanotech 2007 Conference Program Abstract

 
 

Names, and logos of other organizations are the property of those organizations and not of NSTI.
This event is not open to the general public and NSTI reserves the right to refuse admission and participation to any individual.