2007 NSTI Nanotechnology Conference and Trade Show - Nanotech 2007 - 10th Annual

High Density Through Wafer Via Technology

T. Bauer
Silex Microsystems, SE

Keywords:
through silicon via, 3d interconnect, wafer level packaging, low pitch via, high density via, interposer, CSP, chip scale packaging

Abstract:
The silicon via process developed by Silex offers sub 50 um via pitch for through wafer connections in up to 600 um thick wafers. Silex via process enables MEMS designs with significantly reduced die size and true ''Wafer Level Packaging'' - features that are particularly important in consumer market applications. The through wafer interconnect technology also enables integration of advanced interconnect functions in optical MEMS, sensors and microfluidic devices. With more than 10 foundry customers using the process today and an extraordinary line-up of potential users, Silex aims at making the process a standard in the MEMS industry. The swift propagation of the technology will be facilitated by reasonable licensing fees as well as technology transfer programs with customers who favor incorporating the technology in their existing manufacturing lines.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors Keywords

Nanotech 2007 Conference Program Abstract

 
 

Names, and logos of other organizations are the property of those organizations and not of NSTI.
This event is not open to the general public and NSTI reserves the right to refuse admission and participation to any individual.