Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Program
Sessions
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Conferences
Sponsors
Exhibitors
Venue 2005
Organization
Press Room
Subscribe
Site Map
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Design and Analysis of The CMOS Spatial Light Modulators with Flat Beam Profiles

C-P Hsu, C-T Shih, S-Y Wen, Y-H Chien, C-C Hu and H-W Lee
Industrial Technology Research Institute, TW

Keywords:
CMOS, spatial light modulator, wavefront distortion, electrostatic

Abstract:
Two new types of electrostatic grating light modulators (GLMs) are proposed, designed, and analyzed here for improvement on optical wavefront distortion. The proposed GLMs consist different microbeam structures with spring-like legs to improve the flatness of the reflective surfaces. Finite element simulations are conducted to investigate the electro-mechanical behaviors with different geometrical parameters. For 200um long beams, the proposed designs have larger radius of curvature up to 200-900mm that can provide flat reflective surfaces. To obtain the real diffractive phenomenon, the effect of bottom electrode reflection is considered in optical simulations. Simulation results show the proposed designs improve the surface flatness and wavefront distortion significantly. The proposed designs have less energy residue at 0th mode to only 1/3 of that caused by conventional clamped-clamped beams of 200um long. The optimal size of inter-ribbon gap of 0.6um is found also. TSMC 0.35_m mixed signal 2P4M polycide CMOS process is used to fabricate the proposed multi-layered devices with 0.6um gaps.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

 
Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact