Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Program
Sessions
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Conferences
Sponsors
Exhibitors
Venue 2005
Organization
Press Room
Subscribe
Site Map
 
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Compact Model for Ultra-Short Channel Four-Terminal DG MOSFETs for Exploring Circuit Characteristics

T. Nakagawa, T. Sekigawa, T. Tsutsumi, M. Hioki, E. Suzuki and H. Koike
National Institute of Advanced Industrial Science and Technology (AIST), JP

Keywords:
FET, double-gate, compact-model, short-channel

Abstract:
We have proposed a compact model of the DG MOSFETs which handles two gates independently. The model can simulate the DG MOSFETs of asymmetric gate design, together with their four-terminal operation. In this report, we present a compact model that includes a complete mobility modeling, and discuss several points which are specific to ultra-short channel DG MOSFETs. In DG MOSFETs there are many aspects different from conventional MOSFETs such as sandwiched structures, source/drain region without pn junctions, a different approach for gate-overlap design, and floating body. These aspects should be reflected to the model design. We first discuss on the formation of a mobility model, starting from the bulk mobility, modulating according to the universal curve, adding roughness scattering inversely proportional to the channel thickness which is always present in the case of DG MOSFET. The results are compared with the device simulator results. We further discuss on the short channel effect, which is small compared to that of conventional FETs, but appears in a different way. We will comment on the quantum size effect and dopant tailing effect on the designing of the compact model.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

 
Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact