Room-Temperature InAlAs/InGaAs Planar Tunneling-coupled Transistor
J.S. Moon, R. Rajavel, D. Chow, S. Bui and D. Wong
HRL Labs, US
tunneling, nano, transistor, room-temperature
In this talk, we report the first experimental demonstration of InAlAs/InGaAs planar tunneling-coupled transistors at room temperature, in which tunneling characteristics such as negative differential resistance (NDR) and peak current are controlled with high gain and transconductance by a surface Schottky gate similar to state-of-the-art HEMTs. Functionality of the device can be switched between HEMT mode and tunneling transistor mode. The fabrication process is fully compatible with conventional HEMT processes, offering a fully integrable and scalable tunneling transistor technology. The planar tunneling-coupled transistors were fabricated with closely-coupled dual-channel HEMT heterostructures based on InGaAs/InAlAs/InP or InGaAs/InAlAs/AlAs/InP structures by providing independent electrical contacts to each HEMT channel. The fabrication process was done using an I-line Cannon stepper on full 3-inch wafers with implanted back-gates defined prior to MBE growth of closely-coupled dual-channel HEMT layers. The mobility is typically 9600 cm2/Vs at room temperature. With AlAs/AlGaAs/AlAs or AlGaAs/AlAs/AlGaAs tunneling barriers, room-temperature peak-to-valley current ratio (PVR) is 5:1. The peak current density is 2.4 x 103 A/cm2 per gate area over 7.5 nm barrier. We will show gate-voltage induced switching of tunneling current with high gain and speed.
Back to Program
Nanotech 2005 Conference Program Abstract