Investigation of Local-Strain Effect of the Nano-Scale Triple Gate Si/SiGe and SiN/Si Stacking MOS Transistor
C.H. Chang, C.Y. Chou, C.T. Peng, C.N. Han and K.N. Chiang
National Tsing-Hua University, TW
tri-gate CMOS transistor, highly-tensile silicon nitride, strained silicon, SiGe, nano
The tensile strained Si, based on the misfit between Si and SiGe gives higher speed and higher drive current for the metal oxide silicon field effect transistors. Based on the strained Si technology, a tri-gate CMOS transistor is further applied in the current leakage control and chip performance enhancement. Moreover, the “highly-tensile” silicon nitride capping layer is also applied for the strained Si applications, the stress from the silicon nitride capping layer is uniaxially transferred to the NMOS channel through the source-drain region to create tensile strain in NMOS channel.
Back to Program
Nanotech 2005 Conference Program Abstract