Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Program
Sessions
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Conferences
Sponsors
Exhibitors
Venue 2005
Organization
Press Room
Subscribe
Site Map
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Wire-Streaming Processors on 2-D Nanowire Fabrics

T. Wang, M. Ben-Naser, Y. Guo and C. Andras Moritz
University of Massachusetts at Amherst, US

Keywords:
nanowire, nanowires array, nanoscale circuits, streaming processors

Abstract:
In this paper, we describe our initial architectural designs based on nanowires (NWs). We call our initial integrated circuit systems Wire-Streaming Processors (WISP) because in these designs, in order to preserve the density advantages of nanodevices, data is streamed through the fabric with minimal control/feedback paths and intermediate values during processing are often stored on the wire without requiring explicit latching. We show detailed circuits developed on 2-D NW fabrics and show for the first time a complete 2-bit datapath and 3-bit opcode WISP design, WISP-0. We identify the challenges and show techniques to work around fabric-specific constraints. Our initial WISP-0 design successfully addresses many of the fabric-specific constraints achieving a density advantage of 40X compared to the projected 30-nm CMOS implementation. The work proposed here forms a key part of our effort to build NASICs: Nanoscale Application-Specific Integrated Circuits and it is based on extensive research on understanding emerging nanoscale device and fabrication constraints.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

 
Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact