Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Program
Sessions
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Conferences
Sponsors
Exhibitors
Venue 2005
Organization
Press Room
Subscribe
Site Map
 
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

A History of MOS Transistor Compact Modeling

C-T Sah
University of Florida, US

Keywords:
MOSFET, MOST, Compact Model, Device Physics, History

Abstract:
The MOSFET (Metal-Oxide-Silicon Field-Effect- Transistor) or MOS Transistor (MOST) is a three dimensional electronic device. It operates on the conductivity modulation principle in a thin semiconductor layer by a controlling electric field to give amplifying and switching functions between three electrical terminals (input, output and common) connected to the film. This principle was first proposed 80 years ago (1926) by Lilienfeld. A review was given by this author in 1988 on the evolution of the MOS transistor. A detailed tutorial exposition of the MOST Compact Modeling is planned. Electrical characterization experiments and mathematical theory began 45 years ago (1959) when stable silicon oxides were grown on nearly perfect (crystalline, low defect) silicon semiconductor by Atalla, Tannenbaum and Scheibner at Bell Telephone Laboratories. Simple analytical compact models of the MOS transistors are needed for computer-aided design of digital and analog integrated circuits containing millions of transistors on a silicon chip, using circuit simulators such as SPICE. This paper gives a device-physics-based description of the history of MOS transistor compact modeling, from the threshold voltage model used in the first versions of SPICE to the two latest advances under development, the charge control (or inversion charge) model and the surface potential model.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

 
Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact