Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Program
Sessions
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Conferences
Sponsors
Exhibitors
Venue 2005
Organization
Press Room
Subscribe
Site Map
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Semiconductor nanowires for future nanoelectronics

L. Samuelson
Lund University/the Nanometer Structure Consortium, SE

Keywords:
nanowires, one-dimensional, heterostructures, nanoelectronics

Abstract:
Guided self-assembly for bottom-up fabrication of semiconductor semiconductor nanowires has become a promising route to further shrink and make more efficient routes for fabrication of nanoelectronic devices and circuits [1]. I will in this talk describe mechanisms for the growth of nanowires [2, 3] containing designed heterostructures, primarily based on lithographically defined metal catalysts to induce growth [4, 5]. Examples will be given of one-dimensional nanoelectronic devices where tunnel-barriers are formed inside nanowires such that electrons are controllably tunneling into and out from quantum dots, allowing resonant tunneling devices as well as single-electron transistors to be studied [6, 7]. In the limit of extremely small quantum dots, the sequential filling of atomic-like levels can be spectroscopically probed and investigated [8]. Of special significance for successful usage of the technology will be recently demonstrated ability to epitaxially form III-V nanowires on silicon substrates, hence permitting advanced heterostructure devices for electronics as well as photonics to be implemented on a silicon platform [9, 10].

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

 
Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact