Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2005 NSTI Nanotechnology Conference & Trade Show
Nanotech 2005
Bio Nano 2005
Business & Investment
Nano Impact Workshop
Program
Sessions
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Index of Keywords
Keynote Presentations
Confirmed Speakers
Participating Companies
Industry Focus Sessions
Nanotech Expo
Special Symposia
Conferences
Sponsors
Exhibitors
Venue 2005
Organization
Press Room
Subscribe
Site Map
Nanotech 2005 At A Glance
Nanotech Proceedings
Nanotechnology Proceedings
Global Partner
nano tech
Supporting Organizations
Nanotech 2005 Supporting Organization
Media Sponsors
Nanotech 2005 Medias Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Fault Tolerant Quantum Computation with new Reversible Gate

D.P. Vasudevan, P.K. Lala and J.P. Parkerson
University of Arkansas, Fayetteville, US

Keywords:
quantum computing, quantum error correcting codes, fault tolerance, reversible logic

Abstract:
Current CMOS technology will be promising only for the next two decades or less until it reaches its physical limit. Once the atomic level of system design comes to the road of technology, Quantum mechanics sounds positive for computation models to be incorporated in the design. Several computational processes that are exponentially time consuming can be achieved in lesser time with quantum computation. But the unreliable physical implementation of the system is acting as the main barrier for the reliable quantum computer design. The quantum information seems to be lost at every step of computation due to the physical processes like Decoherence, Interference etc., But fault tolerant system design seems to be promising field to aid the design of reliable quantum computer. Quantum Error Correcting Codes are being developed to implement fault tolerant quantum computer. Several elementary quantum gates are being constructed which can form the basic building block of fault tolerant quantum computers. This paper deals with the construction one of such elementary quantum gate.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors

Nanotech 2005 Conference Program Abstract

 
Gold Sponsors
Nanotech Gold Sponsors
Silver Sponsors
Nanotech Silver Sponsors
Gold Key Sponsors
Nanotech Gold Key Sponsors
Nanotech Ventures Sponsors
Nanotech Ventures Sponsors
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact