

Modeling Snapback and Rise-Time Effects in TLP Testing for ESD MOS Devices Using BSIM3 and VBIC Models

Yuanzhong (Paul) Zhou, Duane Connerney,
Ronald Carroll, Timwah Luk

Fairchild Semiconductor,
South Portland, ME 04106



- Research Motivation
- Snapback in MOS Devices and Previous Models
- Macro Model using BSIM3 and VBIC
- Advantages of New Macro Model
- Simulation of Snapback and Rise Time Effect
- Results and Discussions
- Conclusion





- ESD Is a Major IC Reliability Concern: Responsible for 30%~50% Customer Returns
- Accurate SPICE Models for Integrated ESD Simulation Can Reduce ESD Design Iteration
- MOSFETs in Snapback Operation Mode Are Widely Used as ESD Protection in CMOS Technology
- Rise Time of ESD Pulse Has Significant Impact on Performance of MOS ESD Protection
- A Practical SPICE Macro Model for Snapback of ESD MOS Devices is Needed and Good Understanding on the Rise Time Effect is Helpful.

Snapback in MOS Devices




- Four Regions in I-V Curve
 - (1) Linear Region
 - (2) Saturation Region
 - (3) Avalanche Region
 - (4) Snapback Region
- Snapback due to Parasitic NPN
 - Holes Created by Impact Ionization in D/B Depletion Layer Are Injected Into Substrate
 - Parasitic NPN turns on when voltage drop across R_{sub} (V_{be} of BJT) ($I_{sub} \times R_{sub}$) reaches $\sim 0.7V$



Previous MOS Snapback Models(1)

- Numerical SPICE Models Have Been Publicly Reported
- Four Essential Components:
 - Main MOS
 - Parasitic BJT
 - Avalanche Current Source
 - Substrate Resistor
- The BJT Is Modeled With EM or GP Models



Previous MOS Snapback Models(2)

- The Explicit Current Source Is Given by

$$I_{gen} = (M - 1) \cdot (I_{ds} + I_c)$$


where M is multiplication fact, given by Miller formula

$$M = \frac{1}{1 - K1 \cdot \exp\left(-\frac{K2}{V_d - V_{dsat}}\right)} \quad \text{or} \quad M = \exp[k1(V_d - V_{dsat} - d1)] + \exp[k2(V_d - V_{dsat} - d2)]$$

- The Models Are Implemented either in Proprietary SPICE, or Using Behavior Language Verilog-A or VHDL-A
- The Verilog-A Models Can Have Low Simulation Speed and May Cause Serious Convergence Problems
- Proprietary SPICE Has Limited Accessibility to Designers and Needs Extra Support

Macro Model Using BSIM3 and VBIC

- Our New Macro Model Structure Includes Three Main Components:
 - NMOS modeled by BSIM3
 - Parasitical NPN modeled by VBIC
 - Substrate resistance
- The Impact Ionization Current or Avalanche Current Source Is Built in BSIM3 and VBIC Models



$$I_{sub} = \left(\alpha_1 + \frac{\alpha_0}{L_{eff}} \right) \cdot (V_{ds} - V_{deff}) \cdot e^{\left(-\frac{\beta_0}{V_{ds} - V_{deff}} \right)} I_{dsa}$$

$$I_{ave} = I_c \cdot AVC1 \cdot (PC - V_{bci}) \cdot e^{-AVC2 \cdot (PC - V_{bci})^{(MC-1)}}$$

- Equivalently, We Have

$$I_{gen} = I_{sub} + I_{ave} \quad \text{similar to} \quad M = \exp[k_1(V_d - V_{dsat} - d_1)] + \exp[k_2(V_d - V_{dsat} - d_2)]$$

Advantages of New Snapback Macro Model




- Simple Structure and Strong Capability
 - Standard components only and no external current source
 - Partially decoupled substrate current for BJT and intrinsic MOS
 - Transient simulation capability from sophisticated capacitance modeling in BSIM3 and VBIC
 - High simulation speed since no Verilog-A or VHDL-A involved
 - Less convergence issues due to no Verilog-A and fine-tuned algorithms of BSIM3 and VBIC
 - VBIC offers simulation capability for self-heating effect
- A Practical Approach: Easy to Implement and Use
 - No need using behavior languages (Verilog-A, ...)
 - No need for special SPICE implementation by individual Users
 - The availability is high since both BSIM3 and VBIC are widely included in various simulators.
 - CAD environment is compatible to non ESD models


Simulation of Snapback and Rise Time Effect



- Snapback was simulated with transient simulation using schematic below
- Voltage pulse sequences with varied rise time were used as the input
- The stabilized V_d and I_d were measured as the simulation results



Schematic of TLP Simulation for ggNMOS




Input voltage V_{in} , drain voltage V_d and drain current I_d vs. time t in a single pulse


Results and Discussions(1): Snapback Curves



- Snapback curves demonstrate that trigger voltage V_{t1} decreases as the rise time of the input pulse is reduced
- The dependence of V_{t1} on the rise time was observed in ggNMOS and gcNMOS configurations



**Snapback curves of a ggNMOS structure
(lines: simulation, symbols: measurement)**




**Snapback curves of a NMOS with a 10k resistor between gate and ground
(lines: simulation, symbols: measurement)**


Results and Discussions(2): Trigger Voltage V_{t1}



- V_{t1} of gcNMOS was observed much more sensitive to the rise time than V_{t1} of ggNMOS
- Sensitivity simulation indicates that the overlap capacitance has no impact at all on V_{t1} for ggNMOS but cause most variation for gcNMOS
- V_{t1} for ggNMOS is affected by junction capacitance and transit time



**V_{t1} vs. rise time for ggNMOS and gcNMOS
observed in measurement**




**V_{t1} vs. CJC and t_F in a ggNMOS
(Trise=8ns)**


Results and Discussions(3): Vbe Spike under ESD Pulse



- $V_{gs} > 0$ due to gate coupling is the well-known cause of V_{t1} drop in ggNMOS
- V_{be} of NPN shows a spike at rising edge of input voltage pulse
- V_{be} may drop back to a stabilized value or continue increasing. The dividing point is corresponding to the trigger voltage



**Vbe vs. Time in a single pulse
for a ggNMOS**



**Vbe vs. ESD stress voltage in transient
(V_{be_pulse} and V_{be_max}) and quasi-
static (V_{be_DC}) events for ggNMOS**

Results and Discussions (4)



- Displacement current through the Drain/Bulk junction causes a V_{be} spike in the parasitic NPN in ggNMOS.
- Avalanche current in Drain/Bulk junction is enhanced by the V_{be} spike, which eventually results in a lower trigger V_{t1} .
- Higher CJC and shorter rise time (higher dV/dt) cause bigger V_{t1} reduction.
- It is important to properly model the Drain/Bulk junction capacitance as well the Source/Bulk junction capacitance and the base transit time to achieve accurate simulation for the trigger voltage of ggNMOS snapback.
- For NMOS with a resistor between gate and drain, Drain/Gate overlap capacitance is the dominant parameter V_{t1} dependence on rise time

Conclusion



- A unique macro model structure for snapback simulation of ESD MOS devices has been developed
- The model takes the advantage of built-in formulas and fine-tuned algorithms in sophisticated BSIM3v3 and VBIC models
- It offers advantages of high simulation speed, wider accessibility, and less convergence issues
- The model has been used for investigation of V_{t1} dependence on the rise time of transmission line pulse (TLP)
- The simulation demonstrated that the t_f and junction capacitance of parasitic BJT have impact on V_{t1} even for ggNMOS
- The cause of V_{t1} drop in ggNMOS is the displacement current due to dV/dt in TLP pulses