Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Floating Gate Devices: Operation and Compact Modeling

P. Pavan, L. Larcher and A. Marmiroli
Università di Modena e Reggio Emilia, IT

Keywords: compact model, nonvolatile memory, floating gate, reliability, circuit design

Abstract:
This paper describes a possible approach to Compact Modeling of Floating Gate devices. Floating Gate devices are the basic building blocks of Semiconductor Nonvolatile Memories (EPROM, EEPROM, Flash). Among these, Flash are the most innovative and complex devices. The strategy followed developing this new model allows to cover a wide range of simulation conditions, making it very appealing for device physicists and circuit designers.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact