Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
 
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Recent Enhancements of MOS Model 11

R. van Langevelde, A.J. Scholten and D.B.M. Klaassen
Philips Research Laboratories, NL

Keywords: MOS Model 11, compact MOSFET modelling, surface potential, thermal noise, induced gate noise

Abstract:
MOS Model 11 (MM11) is a surface-potential-based compact MOSFET model, which was introduced in 2001 (level 1100). An update of MM11, level 1101, was introduced in 2002. At the moment a second update of MM11, level 1102, has been completed and is under test. It includes: i) an iterative solution of the surface potential; ii) an improved description of the velocity saturation yielding a better modelling of the transconductance in saturation; and iii) a better description of noise, especially the induced gate current noise. In this paper we describe these improvements and show the resulting improved modelling of transistor performance.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact