Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

New Capabilities for Verilog-A Implementations of Compact Device Models

M. Mierzwinski, P. OHalloran, B. Troyanovsky, K. Mayaram and R.W. Dutton
Tiburon Design Automation, US

Keywords: Analog, Compact Model, Simulation, Verilog-A

Abstract:
Acceptance of a model requires its availability in main-stream simulators, yet it can be difficult to get a new model into commercial simulators. In this paper we present simulation results using a compiled Verilog-A architecture implemented in commercial simulators. We demonstrate industry standard models, including BSIMSOI and BSIM3, as well as new MEMS models coupled into both complex harmonic balance and device level simulators. This is the first demonstration of multiple commercial simulators sharing the same model binaries. The architecture is engineered to be easily embedded into existing analog simulation engines and is currently being deployed in such environments as UC Berkeley SPICE, Agilent Technologies RF/MW design environments (ADS and RFDE), Eaglewares GENESYS simulator product, in addition to other industry-proprietary and academic simulation engines such as Oregon State Universitys CODECS. The ability to model at high levels of abstraction in Verilog-A, as well as to efficiently simulate complex transistor models, allows developers to easily shift between physical, compact, and abstract model domains. The implementation described here provides a Verilog-A OVI 2.0 compliant solution in commercial products with simulation speeds close to that of traditional C-based models. For the first time, model developers now have a convenient development and release process.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact