Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

A Study of the Threshold Voltage Variations for Ultra-thin Body Double Gate SOI MOSFETs

C-S Tang, S-C Lo, J-W Lee, J-H Tsai and Y. Li
Natl Nano Device Labs & Natl Chiao Tung Univ, TW

Keywords: double gate, SOI, MOSFET, Silicon thin film, thickness fluctuation, density gradient simulation, threshold voltage variation

Abstract:
Double gate silicon on insulator (SOI) devices are more and more attractive for sub-50 nm ultra-large scaled integrated (ULSI) circuits manufacturing. The double gate SOI devices, owing to a difficulty of manufacturing uniformity, suffer fluctuations of silicon and gate oxide thin films. This is important for design and fabrication of the double gate SOI devices, in particular for the applications of ULSI circuits. From the fabrication point of view, the double gate SOI manufacturing may have a 10 % thin film thickness fluctuation. Therefore, threshold voltage variation resulting from this fluctuation becomes an important problem and should be subject to further investigation when exploring important information for circuit designer and device engineer. Besides the thickness discrepancy in the silicon (Si) thin film, the correlations between the gate oxide thickness variations to threshold voltage changes should also be examined. Considering these two non-uniformity properties for the double gate SOI device, we probably can ensure the ability for double gate SOI ULSI circuit design and manufacturing. Various works have recently been proposed for these devices. In this work, we theoretically examine the fluctuation effects of the Si film thickness on the threshold voltage variation. In the numerical simulation of the threshold voltage variation, the classical and quantum correction transport models, the drift-diffusion (DD) and density gradient (DG) models are considered and solved numerically. Comparing with the classical simulation, the quantum correction way explores different deviation quantitatively. Therefore, a carefully quantum correction should be taken into considerations for avoiding any under- or over-estimations. To clarify the dependence of VTH variation on the fluctuation of Si film thickness, the DG simulation is performed for different film thicknesses and doping concentrations. It is found that film thickness decrease, VTH variation increases (~ 30 % for Tsi = 20 nm), and its variation is nonlinear dependency relation. Therefore, this effect must be taken into account for the realization of double gate SOI ULSI circuit.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact