Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
 
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Hierarchical Simulation Approaches for the Design of Ultra-Fast Amplifier Circuits

J. Desai, S. Aboud, P. Chiney, P. Osuch, J. Branlard, S. Goodnick and M. Saraniti
IIT/Rush University, US

Keywords: SOI transitor, TeraHerz frequency, PSPICE models

Abstract:
In this work, the design and development of ultra-fast amplifier circuits is investigated using a combination of simulation tools, including PSPICE. A fully depleted SOI transistor is designed based on state-of-the-art fabricated devices. To calibrate the transistor performance, an analysis of the frequency response is conducted using a fullband particle-based simulation tool, and the device is shown to operated in the TeraHertz regeme. The SOI device parameters are then extracted and are used to build a high frequency amplifier circuit in PSPICE. A full analysis of the impact of design parameters on the dc gain, bandwidth and power consumption is performed. The high-frequency limitations in PSPICE are also investigated.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact