Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Process Factors in the Reduction of Output Conductance in Sub-micron CMOS

N.C. May, H.S. Tan and A.V. Kordesch
SILTERRA (M) SDN BHD, MY

Keywords: output conductance, early voltage, DIBL, Rout, channel engineering

Abstract:
CMOS Analog circuits require transistors with low output conductance (gds) in order to achieve high gain. Submicron MOSFETs with halo implants and retrograde wells are designed to have high transconductance (gm) but often suffer from poor output conductance. In this paper we investigated the process factors affecting gds and we show how to optimize gds. Our experimental results from 180nm CMOS are compared with 2D simulations in order to understand the mechanisms involved. Output conductance is the derivative of the ID-VD curve, gds = dID/dVD. In saturation, several effects contribute to the increase of ID with VD, namely channel length modulation (CLM), drain-induced barrier lowering (DIBL), and substrate current body effect (SCBE). We have mainly focused on PMOS transistors at voltages where the substrate current is not significant.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact