Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2004 NSTI Nanotechnology Conference & Trade Show
Nanotech 2004
BioNano 2004
Program
Topics & Tracks
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
Keynotes
Awards
Tutorials
Business & Investment
2004 Sub Sections
Sponsors
Exhibitors
Venue 2004
Proceedings
Organization
Press Room
Purchase CD/Proceedings
NSTI Events
Subscribe
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Nanotech Supporting Organizations
Media Sponsors
Nanotech Media Sponsors
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

On the Design of SET Adders

M. Sulieman and V. Beiu
Washington State University, US

Keywords: single-electron technology, threshold logic, adders

Abstract:
Single-Electron-Technology (SET) is one of the future technologies distinguished by its small and low power devices. Among others, SET provides simple and elegant solutions for implementing threshold logic gates (TLG).One of the SET-TLG logic circuits which was presented in several recent studies is the classical full adder. The focus of these reports has been on a single-bit adder (full adder), and only a few articles extend it to multi-bit adders. Even more, such extensions used simple adder structures, and investigations of advanced adder architectures was left open. At the gate level, the capacitive-input SET inverter (C-SET) lends itself well to the design of TLGs. It was used to design majority gates (which are special TLGs having all weights equal to 1).This paper will generalize the design to arbitrary TLGs and provide a detailed procedure for designing C-SET TLGs. The application of this procedure to the design of a 16-bit parallel-prefix adder will also be described. In the literature about SET, power dissipation was only investigated for single gates (inverters), and was never reported for larger systems. In this paper we shall present and discuss both the delay and the power dissipation of our novel adder.

Nanotech 2004 Conference Technical Program Abstract

 
Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact