Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2003 NSTI Nanotechnology Conference & Trade Show
Nanotech 2003
BioNano 2003
Program
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
2003 Sub Sections
Proceedings
Organization
Press Room
Sponsors
Exhibitors
Venue
Organizations
NSTI Events
Subscribe
Site Map
 
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Supporting Organizations
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Gate Current Partitioning Scheme for Circuit Simulation

Q. Ngo, D. Navarro, T. Mizoguchi, S. Hosakawa, H. Ueno, M. Miura-Mattausch, C.Y. Yang
Santa Clara University, US

Keywords: gate current, paritioning, compact modeling, surface-potential-based model

Abstract:
Gate current plays a critical role in circuits featuring sub-100nm MOSFETs. This paper elucidates the importance of gate current partitioning for accurate circuit simulation. Past publications have presented gate current models based on surface potential [1]. However the calculation of surface potential was based largely on long-channel assumptions. As the trend of developing surface-potential-based circuit simulation models continues to grow, we demonstrate that using one such model, HiSIM (Hiroshima STARC IGFET Model), to simulate gate current provides reasonably accurate results when compared to measurement data. A gate current partition model is presented based on the HiSIM formulation of inversion charge partitioning. [1] C-H. Choi, K-H Oh, J-S Goo, Z. Yu, and R.W. Dutton, “Direct Tunneling Current Model for Circuit Simulation”, IEDM Tech. Dig. 1999, pp. 735

NSTI Nanotech 2003 Conference Technical Program Abstract

 
Featured Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact