Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2003 NSTI Nanotechnology Conference & Trade Show
Nanotech 2003
BioNano 2003
Program
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
2003 Sub Sections
Proceedings
Organization
Press Room
Sponsors
Exhibitors
Venue
Organizations
NSTI Events
Subscribe
Site Map
 
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Supporting Organizations
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

Nanocomputer Systems Engineering

M.P. Frank
CISE Department, University of Florida, US

Keywords: Nanocomputers, systems engineering, scalability, architectures, complexity theory, cost-efficiency, reversible computing, quantum computing

Abstract:
Regardless of whichever precise nano-device technology ends up being most viable for general-purpose computing, the design of densely-packed computer systems comprised of nanometer-scale bit-devices offers a number of interesting new challenges for the field of computer systems engineering. The thorough optimization of overall cost-efficiency in ambitious, high-performance nanocomputing systems requires a unified consideration of concerns in many areas, including hardware cost, power delivery and heat removal, synchronization, error correction, communications, logic architectures, and HW/SW algorithms (including the possible impact of reversible & quantum algorithms). In this paper, we survey some of the key foundational principles and analytical tools that will be essential for carrying out this important future enterprise of nanocomputer systems engineering. We show that useful analytical results can already be obtained regarding the nature and scalability of the optimal computer architectures and algorithms, results that are qualitatively nearly independent of the particular choice of device technology. The overall cost-efficiency of a system design can then be expressed as a quantitative function of generic, abstract bit-device parameters, giving device physicists a valuable analytical tool that they can use to compare and optimize their low-level device mechanisms so as to obtain the best overall system-level cost-efficiency.

NSTI Nanotech 2003 Conference Technical Program Abstract

 
Featured Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact