Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2003 NSTI Nanotechnology Conference & Trade Show
Nanotech 2003
BioNano 2003
Program
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
2003 Sub Sections
Proceedings
Organization
Press Room
Sponsors
Exhibitors
Venue
Organizations
NSTI Events
Subscribe
Site Map
 
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Supporting Organizations
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

A Compact Model Methodology for Device Design Uncertainty

R. Williams, J. Watts, M-H. Na, K. Bernstein
Internatoinal Business Machines Corporation, US

Keywords: compact model, concurrent design, product design, transistor design, constrained performance, monte carlo, circuit simulation

Abstract:
Today's ULSI chip and transistor technologies have a high degree of concurrency due to the complexity of new, advanced high performance features. This creates challenges for circuit designer who must account for the evolution of the transistor design while developing their chip design. This work describes for the first time a compact model methodology that gives the circuit designer the ability to assess the impact of uncertainty in the transistor design.

NSTI Nanotech 2003 Conference Technical Program Abstract

 
Featured Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact