Nano Science and Technology InstituteNano Science and Technology Institute
Nano Science and Technology Institute 2003 NSTI Nanotechnology Conference & Trade Show
Nanotech 2003
BioNano 2003
Program
Sunday
Monday
Tuesday
Wednesday
Thursday
Index of Authors
2003 Sub Sections
Proceedings
Organization
Press Room
Sponsors
Exhibitors
Venue
Organizations
NSTI Events
Subscribe
Site Map
Nanotech Proceedings
Nanotechnology Proceedings
Supporting Organizations
Supporting Organizations
Event Contact
696 San Ramon Valley Blvd., Ste. 423
Danville, CA 94526
Ph: (925) 353-5004
Fx: (925) 886-8461
E-mail:
 
 

logic optimization and technology mapping for caen

petra färm and elena dubrova
imit, kth, SE

Keywords: caen,chemically assembled nanotechnology, logic optimization , technology mapping

Abstract:
This paper considers the architectures and design issues involved in creating a nano-electronic computing system. We focus on the problems of technology dependent optimization and technology mapping for Chemically Assembled Electronic Nanotechnology (CAEN). We present an experimental tool which optimizes an input circuit description and maps it into a two-dimensional homogeneous array of interconnected molecular logic blocks. The experimental results show that the CPU time of the tool is less than half a second even for quite large benchmarks.

NSTI Nanotech 2003 Conference Technical Program Abstract

 
Featured Sponsors
Nanotech Sponsors
News Headlines
NSTI Online Community
 
 

© Nano Science and Technology Institute, all rights reserved.
Terms of use | Privacy policy | Contact