

A Setup for Automatic MOSFET Mismatch Characterization under a Wide Bias Range

Hamilton Klimach
Carlos Galup-Montoro
Márcio Cherem Schneider

{klimach, carlos, marcio}@eel.ufsc.br

UFSC – LCI – May 2007

WCM2007



Universidade
Federal de
Santa Catarina



Capes



MOSIS



LABORATORIO
DE
CIRCUITOS
INTEGRADOS


Outline

- ◆ MOSFET dc characterization setup
- ◆ The Test Circuit
- ◆ Our Mismatch Model
- ◆ Experimental Results
- ◆ Conclusions

Introduction

MOSFET DC CHARACTERIZATION SETUP


- ◆ **Test Chip:** N and PMOS arrays of identical test transistors \Rightarrow DC statistical characterization; many geometries and bias
- ◆ **I-V Characterization Equipment:** current-voltage stimulus-measurement units (SMU), control system and communication interface
- ◆ **Computer:** SMU's bias sequencing, data storage and test device selection



A Setup for Automatic MOSFET
Mismatch Characterization under a
Wide Bias Range

The Test Circuit

- fabricated in:
 - TSMC **0.35** ($\lambda = 0.25\mu\text{m}$)
 - TSMC **0.18** ($\lambda = 0.10\mu\text{m}$)
- geometries:
 - *scaled W*: 3λ , 12λ and 48λ
 - *scaled L*: 2λ , 8λ and 32λ
- 9 NMOS and 9 PMOS arrays
- 36 pairs of identical transistors/ array
- differential pooling measurement
- inversion-level biasing
- 81-bit serial-programmable shift-register (selection switches control)
- 28-pad 1.5 mm square chip
 - reference switches + reference transistors + 9-bit register



- NMOS and PMOS test arrays
- drain switches + 36-bit register
- gate switches + 36-bit register
- 81-bit programming data path

A Setup for Automatic MOSFET
Mismatch Characterization under a
Wide Bias Range

Our Mismatch Model

Using ACM model, drain current mismatch can be written as

$$\frac{\sigma_{I_D}^2}{I_D^2} = \frac{1}{WL} \left[\frac{N_{oi}}{N^{*2}} \frac{1}{i_f - i_r} \ln \left(\frac{1+i_f}{1+i_r} \right) + A_{ISQ}^2 \right] \quad ; \quad N^* = \frac{-Q'_{IP}}{q} = \frac{nC'_{ox}\phi_t}{q}$$

- N_{oi} : effective number of impurities per unit area, in the depletion region
- A_{ISQ} : accounts for variations in the specific current ($I_{SQ} = \frac{1}{2}\mu C'_{ox} n\phi_t^2$)
- N^* : number of carriers per unit area, in the inversion region, at pinch-off

This expression relates mismatch to:

- bias, through source and drain inversion levels (i_f, i_r)
- device geometry (W, L)
- technology (N_{oi}, A_{ISQ}, N^*)

$$A_{VT}^2 = \frac{q^2}{C_{ox}^2} N_{oi} \quad ; \quad A_{\beta} = A_{ISQ}$$

From ACM long channel model


$$I_D = I_F - I_R = I_S (i_f - i_r) \quad ; \quad I_S = \frac{1}{2} \mu C'_{ox} n\phi_t^2 \frac{W}{L}$$

Experimental Results – TSMC 0.35

NMOS

W=3 μm L= 2 μm

PMOS



Circles: *test chip measurements*
 Solid lines: *our mismatch model*
 i_f : *forward inversion level*

A Setup for Automatic MOSFET
 Mismatch Characterization under a
 Wide Bias Range

Conclusions

- ◆ “Low cost” test setup for statistical MOSFET measurement was presented
- ◆ Force-sense stimuli increase accuracy (reduction of signal path effects)
- ◆ “Average over (2) measurement units” technique reduces errors due to instrument mismatch
- ◆ On-chip switching allowed us to measure more than a thousand transistors using a reduced number of connection pads